

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : H01L 23/498, 21/60, 23/31, 23/64	A1	(11) International Publication Number: WO 97/13275 (43) International Publication Date: 10 April 1997 (10.04.97)
(21) International Application Number: PCT/GB96/02420		(81) Designated States: JP, KR, SG, US, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
(22) International Filing Date: 3 October 1996 (03.10.96)		
(30) Priority Data: PCT/IT95/00161 4 October 1995 (04.10.95) WO (34) Countries for which the regional or international application was filed: IT et al.		Published With international search report.
(71) Applicant (for all designated States except US): INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; Armonk, NY 10504 (US).		
(71) Applicant (for MC only): IBM UNITED KINGDOM LIMITED [GB/GB]; North Harbour, Portsmouth, P.O. Box 41, Hampshire PO6 3AU (GB).		
(72) Inventors; and		
(75) Inventors/Applicants (for US only): GARBELLINI, Francesco [IT/IT]; Via Calabria, 6, I-20043 Arcore (IT). OGGIONI, Stefano [IT/IT]; Via Brenta, 13, I-20059 Vimercate (IT).		
(74) Agent: BURT, Roger, James; IBM United Kingdom Limited, Intellectual Property Dept., Hursley Park, Winchester, Hampshire SO21 2JN (GB).		

(54) Title: ELECTRONIC PACKAGE WITH ENHANCED PAD DESIGN

(57) Abstract

An electronic package (400), particularly a BGA, including a circuitized substrate (120) and one or more active devices (110) attached thereon by means of corresponding conductive pads provided on a surface of the substrate (120); each conductive pad is splitted in a plurality of parts (212-218) not in contact. Such parts (212-218) may be separated by a wireable area of the substrate (120), thereby providing one or more wiring channels. In addition, the same parts (212-218) may be connected in interfacing couples at different electrical potentials (ground and power) and decoupled to each other by means of capacitors (410); the connections to the ground and power are achieved by metallized holes provided through the substrate (120).



Best Available Copy

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LI	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

ELECTRONIC PACKAGE WITH ENHANCED PAD DESIGN

5 The present invention relates to an electronic package and particularly, but not exclusively, to an electronic package including a substrate and at least one device, each of said at least one device being attached to said substrate by means of a conductive pad provided on a surface of said substrate.

10 An electronic package typically includes a circuitized substrate with one or more active devices attached thereon; packages including only one device are known as Single Chip Modules (SCM), while packages including a plurality of devices are called Multi Chip Modules (MCM). The use of attach materials, such as a glue, is common in electronic packaging applications for attaching the devices to the substrate, 15 particularly in Ball Grid Array (BGA) packages.

20 BGA packages are a quite recent development in the electronic packaging industry replacing the current products as the Quad Flat Packs (QFP). The main difference is the connection system to the printed circuit board (PCB), also called second level attachment, that is made through 25 eutectic Tin Lead alloy balls arranged in a matrix layout on the bottom side of a substrate, instead of metal leads placed along the peripheral corner of the plastic component body. BGA and QFP packages are described in "Circuits Assembly (USA) - Vol.6, No.3 March 1995 Pag.38-40".

25 Each device is commonly attached to the substrate by means of a conductive pad, typically a little bigger than the corresponding attached device, provided on the top surface of the substrate. These pads provide 30 a better compatibility with the glue material; in addition, they facilitate for some extent the heat transfer from the back of the device into the substrate by conduction.

35 A drawback of the prior art is that each pad causes a waste of a big area on the top surface of the substrate that cannot be wired and then it is not at all available for the routing of connecting lines. This problem is particularly serious in a Multi Chip Module, wherein the wasted area not available for wiring has to be multiplied by the number of devices. 40 This problem involves increasing the electronic package dimensions or reducing the number of devices installed on the same substrate, increasing the number of modules required for the same application.

45 In order to increase the wireability of the electronic package, a current methodology is that of sacrificing the pad and using the freed area of the substrate for wiring; however, this solution causes a degradation of the thermal performances of the package, particularly in organic

5 substrates, with a value of thermal dissipation typically not greater than 0.5 W. A different approach is to modify the substrate, either changing the raw-materials and technologies toward more conductive ones, like ceramic carriers, or increasing the number of layers thereof; both solutions however are more expensive and increases the cost of the whole package.

10 A further problem is that these modules, as any other electronic components, need to be decoupled with capacitors to reduce signal noise either at the application board level or at module substrate.

15 The signal noise optimisation is usually addressed bridging with capacitors power and ground as close as possible to the active device. When these capacitors are on board at the package level, they require a specific wiring pattern and than impact the already small real estate available for the circuitry, enlarging consequently the total module dimensions. On the contrary, when the capacitors are assembled on the mother board where the modules are, they provide very often a barely acceptable level of noise reduction.

20 25 The above drawbacks of the prior art are overcome by the invention as claimed. Accordingly, the present invention provides an electronic package as set out above which is characterised in that said pad is composed by a plurality of parts not in contact.

30 35 This solution allows solving both the above mentioned problems. Particularly, it allows increasing the electrical wireability of the substrate top layer and enhancing the electrical signal noise level abatement of the electronic package.

The proposed solution is fully compatible with the existing materials and does not affect their properties; it is cheap and of extremely easy implementation. In addition, the packaging method involved by the present invention is fully compatible with the current processes and related equipment used in the industry.

40 These advantages are obtained by the present invention without degrading the thermal dissipation of the whole package; the delta heat dissipation capability driven by the differences between a full pad metal surface and the proposed design is negligible.

In a particular embodiment of the present invention, said plurality of parts are separated by a wireable area of said substrate.

This free area between each couple of adjacent parts provides one or more wiring channels for the routing of connecting lines, thereby increasing the substrate wireability with regard to the available real estate or overall dimension of the package. This embodiment of the 5 present invention then involves decreasing the electronic package dimensions required for a particular application; on the contrary, it allows a greater number of devices to be installed on the same substrate, decreasing the number of modules required for the same application.

10 Preferably, said device includes four corners, said pad being composed by four parts and said wireable area having the form of a cross extending from said corners.

15 This shape is particularly advantageous because the density of signals increases greatly at corners; therefore, the wiring channels starting from the corners of the device make easier the wiring fan out.

20 In an advantageous embodiment, said electronic package is a multi chip module. In a package including a plurality of devices, the proposed pad design gets the maximum effect on the overall package costs and performances.

25 In a further particular embodiment of the present invention, at least a first of said parts is connected to a ground potential and at least a second of said parts is connected to a power potential, said first and said second parts being connected to each other by means of a decoupling capacitor.

30 This solution provides a better device decoupling action. It allows a signal noise abatement for electrical performances bridging with capacitors power and ground very close to the active device. In addition, this solution does not impact the real estate available on the substrate with a dedicated circuitry.

35 Preferably, said substrate includes at least one conductive hole connected to at least one of said parts.

40 This embodiment of the present invention increases the package thermal dissipation, extending the applicability of this electronic packaging technology to a wider range of applications.

Advantageously, the electronic package comprises a further pad provided on a further surface of said substrate, said further pad being composed by a plurality of further parts not in contact, at least one of

said further parts being connected to a corresponding one of said parts by means of at least one of said holes.

5 The resulting path is a heat dissipation solution that increases the overall packaging thermal performances and helps in managing very effectively the thermal dissipation factor for the device. The result is a generalised spread of the heat that may be easily dissipated into the mother board.

10 In a particularly advantageous embodiment of the present invention, said substrate includes a ground layer and a power layer, said first part being connected to said ground layer by means of a first of said holes and said second part being connected to said power layer by means of a second of said holes.

15 In this embodiment, the connections to the decoupling capacitor may be achieved through via on pads design with no extra wiring required beyond the drilled holes to drive the connections from the inner layers (power or ground) to the top surface of the laminate; the capacitors may 20 then be assembled close to the device, enhancing the device electrical performances and allowing an ideal device decoupling.

25 In addition, this connection further enhances the heat dissipation factor of the package through the metallic ground and power planes and extends the thermal dissipation factor to all the ground module connections toward the mother board interface.

30 In a further advantageous embodiment of the present invention, said first part is connected to said ground potential by means of a corresponding first of said further parts and said second part is connected to said power potential by means of a corresponding second of said further parts.

35 These further parts provided on the bottom surface of the substrate offers very short connections to the bonding pads presents on the same side not requiring drilled holes for those connections. These bonding pads provide multi access points with resulting very low resistance values.

40 Different types of electronic packages may be used to implement the present invention, such as QFP, BGA, either SCM or MCM; typically, said electronic package is a BGA.

45 Various embodiments of the invention will now be described in detail by way of examples, with reference to accompanying figures, where:

Fig. 1 is an electronic package according to the prior art;

Fig. 2 depicts an electronic package according to an embodiment of the present invention;

5

Fig. 3 is an electronic package with increased thermal dissipation;

10

Fig. 4a and 4b show an electronic package with a device decoupling;

15

Fig. 5 depicts a further electronic package with a device decoupling.

20

With reference now to the figures and in particular with reference to Fig. 1, a cross-sectional view of an electronic package according to the prior art is shown. The figure depicts particularly a BGA 100 including a device 110 attached to a circuitized substrate 120 by means of a glue layer. The substrate 120 is provided on its bottom side with a plurality of connecting balls or bumps 130 arranged in a matrix layout; the connecting balls 130 are typically eutectic solder, such as Tin Lead alloy. These balls 130 are used to connect the BGA package to a Printed Circuit Board (not shown). Different types of BGA are available, such as Plastic Ball Grid Array (PBGA), Ceramic Ball Grid Array (CBGA) and Tape Ball Grid Array (TBGA), the primary difference being the type of substrate material.

25

The device 110 is attached to the substrate 120 by means of a conductive pad 140 provided on the top surface of the substrate 120. The area, usually a little bigger than the device 110, allows a better compatibility with the glue material and facilitates the heat transfer from the back of the device 110 into the substrate 120 by conduction.

30

The device 110 is wired to the electrical circuit on the substrate 120 by means of wires 150, through a thermo-sonic wire bonding operation and the assembly is then covered with a plastic resin 160.

35

With reference now to Fig. 2, a top view of an electronic package according to an embodiment of the present invention is shown. The figure depicts a BGA 200 with the device 110 attached to the substrate 120.

40

The substrate 120 may be realized with different materials, such as plastic materials, fiberglass laminates, ceramic, polyimide, Alumina. Particularly, a quite recently developed electronic packaging technology consists of using an organic substrate, consisting of a composite structure of laminated epoxy woven fibers glass sheets; the organic

45

definition derives from the Epoxies resin compounds (organic chemistry) that are used to build these laminates.

5 The device 110 is typically a chip or active device, commonly made of Silicon, Germanium or Gallium Arsenide; this device is typically shaped substantially as a rectangular, particularly a square. The device 110 is attached to the substrate 120 usually by means of a glue layer. The glue may be a thermoplastic or thermoset one; typically, it is an epoxy glue, generally loaded with Silver particles for better heat dissipation.

10

The device 110 is attached to the substrate 120 by means of a conductive pad provided on the top surface of the substrate 120. This pad, allowing a better compatibility with the glue material and facilitating the heat transfer from the back of the device 110 into the 15 substrate 120 by conduction, is usually made of a metallic material, typically copper or nickel and gold plated copper.

20 In the depicted embodiment of the present invention, the pad is composed by a plurality of parts 212-218 not in contact, so that each couple of adjacent parts of the pad is separated by a free area of the substrate 120. One or more insulating channels 222-228 are then provided in the pad, particularly beyond the device 110. The channels 222-228 shown in the figure are wide enough so that they may be used as wiring channels for the routing of connecting lines, thereby increasing the 25 substrate wireability with regard to the available real estate or overall dimension of the package. Typically, the wiring channels 222-228 allow to draw 4 lines 100 μm wide (100 μm space) or 6 lines 75 μm wide (75 μm space) for each channel. Those skilled in the art will appreciate that this pad design involves decreasing the electronic package dimensions 30 required for a particular application; on the contrary, it allows a greater number of devices to be installed on the same substrate, decreasing the number of modules required for the same application. The proposed solution is fully compatible with the existing materials and does not affect their properties; it is cheap and of extremely easy 35 implementation. In addition, the packaging method involved by the present invention is fully compatible with the current processes and related equipment used in the industry. It should be noted that the delta heat dissipation capability driven by the differences between a full pad metal surface and the proposed design is negligible.

40

In a preferred embodiment of the present invention, the pad is split in four separated parts. In the embodiment depicted in Fig.2, the pad has been split in four different regions or islands 212-218, for their shape recalling the Maltese Cross. Each of the four wiring channels 222-228 extends from a corresponding corner of the device 110 to a central region 45 thereof. The central area may be used to route the wires from one channel

to the other or, in the case of a multilayer substrate, to inner layers through vias (blind or through). This shape is particularly advantageous because the density of the signals to be carried to the device 110 increases at the corners; therefore, the wiring channels starting from the 5 corners of the device 110 make easier the fan out from the device 110.

Those skilled in the art will appreciate that the same pad design is applicable to an electronic package including a plurality of devices, such 10 as a multi chip module. Each device is attached to the substrate by means of a corresponding pad. Each pad is split in a plurality of parts not in contact, separated by a free area of the substrate, thereby providing one or more insulating channels available for wiring. It should be noted that the solution according to the present invention is particularly 15 advantageous in a multi chip module, wherein the proposed pad design gets the maximum effect on the overall package costs and performances.

With reference now to Fig. 3, a cross-sectional view of an electronic package with increased thermal dissipation is shown.

20 The BGA 300 includes the device 110 attached to a substrate 310. In the depicted embodiment of the present invention, the substrate 310 is a multilayer structure including a plurality of layers 312-318, typically used in Multi Chip Modules.

25 The device 110 is attached to the substrate 310 by means of the conductive pad described above; particularly, the separate parts 218, 216 and 214 are visible in the figure. As stated in the foregoing, the delta heat dissipation capability driven by the differences between a full pad metal surface and the proposed design is negligible.

30 However, even when a conductive pad is used, the thermal dissipation of these electronic packages is limited by the bad heat conduction properties of the substrate; this problem sets precise limits, commonly about 1.3 W, to the extendibility of this electronic packaging technology 35 to a wider range of applications.

40 In order to increase the package thermal management, in the depicted embodiment of the present invention the substrate 310 includes at least one conductive hole, typically a drilled and metallized hole, connected to the pad provided on the top surface of the substrate 310; in this embodiment, the thermal via 326 is connected to the part 216, while the thermal via 328 is connected to the part 218. These thermal vias may in addition be connected to a further pad provided on the bottom surface of the same substrate 310. In a preferred embodiment, this further pad has 45 the same shape of the pad provided on the top surface of the substrate

310. Particularly, it includes a plurality of separate parts 334-338; in the depicted package 300, the thermal via 326 for example connects the part 216 on the top surface of the substrate 310 to a corresponding part 336 on the bottom surface, and hole 328 connects the part 218 to a corresponding part 338.

5 The further pad on the bottom side of the substrate 310 is connected to the eutectic balls 130 used to connect the BGA package to a Printed Circuit Board (not shown). The result is a generalised spread of the heat 10 that goes dissipated by the full array of balls 130 into the mother board. This heat dissipation path then increases the overall packaging thermal performances, with a thermal dissipation value typically about 2 W.

15 In the embodiment shown in the figure, the multilayer substrate 310 includes a ground (GND) layer 342 and a power (VCC) layer 344. The thermal vias 326 and 328 are connected to the GND layer 342 and to the VCC layer 344. It should be noted that, being both the GND layer 342 and the 20 VCC layer 344 generally full metallic planes, they are once more enhancing the heat dissipation factor of the package 300. In addition, the connection to the GND layer 342 extends the thermal dissipation factor to all the GND module connections toward the mother board interface.

25 Referring now to Fig.4a and Fig.4b, an electronic package with a device decoupling is shown.

With regard particularly to Fig.4a, a top view of a BGA 400 is depicted. The BGA 400 includes the device 110 attached to the substrate 120 by means of the conductive pad described above; particularly, the pad 30 is split in four different parts 212-218.

35 In order to provide a better device decoupling action, at least a first part of the pad, such as part 216, is connected to the ground potential, while at least a second one, such as part 218, is connected to the power potential; the two parts 216 and 218 are then connected to each other by means of a decoupling capacitor 410. In a preferred embodiment of the present invention, the four parts 212-218 are connected in interfacing couples at different electric potentials GND and VCC (not shown). In the depicted example, connections to the capacitors are achieved through lines extending from each part of the pad to the 40 corresponding capacitor. It should be noted that this solution provides a signal noise level abatement for electrical performances. Those skilled in the art will appreciate that this decoupling action may be obtained even if these parts 212-218 are separated by a narrow area not wireable; in a preferred embodiment of the present invention, these parts 212-218

are however separated by an area wide enough to provide the above described wiring channels.

As shown in the cross section of Fig.4b, the pad on the top surface 5 of the substrate 120 is connected to a further pad provided on the bottom surface of the substrate 120; particularly, the part 216 is connected to the further part 336 by means of the conductive hole 326 and the part 218 is connected to another further pad 338 through another thermal via 328. These further parts provided on the bottom surface of the substrate 120 10 offer very short connections to the bonding pads (VCC or GND) presents on the same side not requiring drilled holes for those connections. The connecting balls positioned in the two areas GND and VCC are multi access points with resulting very low resistance values.

15 A further embodiment of an electronic package with a device decoupling is shown in Fig.5.

20 The BGA 500 is a multilayer structure including the ground layer 342 and the power layer 344; the metallized hole 326 is connected to the part 216 of the conductive pad, while the hole 328 is connected to the part 218 thereof.

25 In the particular advantageous embodiment of Fig.5, the connections in interfacing couples at different electric potentials GND and VCC are achieved on the same chip carrier, using the thermal vias of each part of the pad as connections to the VCC or the GND planes, and the capacitors assembled in close proximity to the device. In the depicted example, the part 216 is connected to the ground plane 342 by the hole 326 and the part 218 is connected to the power layer 344 by the hole 328.

30 The connections to the capacitor 510 are achieved through further metallized holes; particularly, the capacitor 510 is connected to the ground layer by means of a hole 520 and to the power layer 344 by another hole 530. This embodiment of the present invention enhances the device 35 electrical performances allowing an ideal device decoupling, with no extra wiring required beyond the drilled holes to drive the connections from the inner layers (VCC or GND) to the top surface of the laminate.

CLAIMS

1. An electronic package (200) including a substrate (120) and at least one device (110), each of said at least one device (110) being attached to said substrate (120) by means of a conductive pad provided on a surface of said substrate (120),
5 characterized in that
said pad is composed by a plurality of parts (212-218) not in contact.
10
2. The electronic package (200) according to Claim 1, wherein said plurality of parts (212-218) are separated by a wireable area (222-228) of said substrate (120).
15
3. The electronic package (200) according to Claim 2, wherein said device (110) includes four corners, said pad being composed by four parts (212-218) and said wireable area (222-228) having the form of a cross extending from said corners.
20
4. The electronic package according to any Claim from 1 to 3, wherein said electronic package is a multi chip module.
25
5. The electronic package (400) according to any Claim from 1 to 4, wherein at least a first of said parts (216) is connected to a ground potential and at least a second of said parts (218) is connected to a power potential, said first (216) and said second (218) parts being connected to each other by means of a decoupling capacitor (410).
30
6. The electronic package (300) according to any Claim from 1 to 5, wherein said substrate (310) includes at least one conductive hole (326) connected to at least one (216) of said parts (212-218).
35
7. The electronic package (300) according to Claim 6, comprising a further pad provided on a further surface of said substrate (310), said further pad being composed by a plurality of further parts (334-338) not in contact, at least one of said further parts (336) being connected to a corresponding one of said parts (216) by means of at least one of said holes (326).
40
8. The electronic package (500) according to Claim 6, wherein said substrate (310) includes a ground layer (342) and a power layer (344), said first part (216) being connected to said ground layer (342) by means of a first (326) of said holes and said second part (218) being connected to said power layer (344) by means of a second (328) of said holes.
45

9. The electronic package (400) according to Claim 7, wherein said first part (216) is connected to said ground potential by means of a corresponding first (326) of said furhter parts and said second part (218) is connected to said power potential by means of a corresponding second (328) of said furhter parts.

5
10. The electronic package according to any Claim from 1 to 9, wherein said electronic package is a BGA.

1/6




Fig. 1

216




Fig. 2

3/6




Fig. 3

4/6




Fig. 4a

5/6




Fig. 4b

6/6




Fig. 5

INTERNATIONAL SEARCH REPORT

.national Application No
PCT/GB 96/02420

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H01L23/498 H01L21/60 H01L23/31 H01L23/64

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP,A,0 623 956 (MOTOROLA INC) 9 November 1994	1
A	see column 12, line 13 - line 39; figure 22 ---	5,10
Y	WO,A,85 01835 (AMERICAN TELEPHONE & TELEGRAPH) 25 April 1985	1
A	see claims 1-3; figures 2,3 ---	5
A	EP,A,0 495 474 (TOKYO SHIBAURA ELECTRIC CO) 22 July 1992 see claim 1 ---	1
A	US,A,5 229 846 (KOZUKA EIJI) 20 July 1993 see claim 1; figures 1B,4 -----	1

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents :

- *'A' document defining the general state of the art which is not considered to be of particular relevance
- *'E' earlier document but published on or after the international filing date
- *'L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *'O' document referring to an oral disclosure, use, exhibition or other means
- *'P' document published prior to the international filing date but later than the priority date claimed

*'T' later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

*'X' document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

*'Y' document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

*'&' document member of the same patent family

Date of the actual completion of the international search

23 December 1996

Date of mailing of the international search report

14. 01. 97

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+ 31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+ 31-70) 340-3016

Authorized officer

De Raeve, R

INTERNATIONAL SEARCH REPORT

Information on patent family members

national Application No

PCT/GB 96/02420

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
EP-A-0623956	09-11-94	US-A-	5474958	12-12-95
		JP-A-	7321139	08-12-95
-----	-----	-----	-----	-----
WO-A-8501835	25-04-85	US-A-	4595945	17-06-86
		CA-A-	1201820	11-03-86
		DE-A-	3468809	25-02-88
		EP-A-	0142938	29-05-85
		EP-A-	0161273	21-11-85
		JP-T-	61500245	06-02-86
-----	-----	-----	-----	-----
EP-A-0495474	22-07-92	JP-B-	2501953	29-05-96
		JP-A-	4363031	15-12-92
		DE-D-	69210423	13-06-96
		DE-T-	69210423	10-10-96
		KR-B-	9605039	18-04-96
		US-A-	5389817	14-02-95
-----	-----	-----	-----	-----
US-A-5229846	20-07-93	JP-A-	4094565	26-03-92
-----	-----	-----	-----	-----

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.